Semiconductor fabrication is the most capital-intensive manufacturing process humanity has ever devised: five hundred process steps, wavelengths of light shorter than a bacterium's cell wall, and a single fab that costs more than a nuclear aircraft carrier. Here is how it actually works.
Vlsi
-
How Chips Are Actually Fabbed: From Ingot to Package -
LEF/DEF Formats Explained: The Physical Design Data Everyone Ships But Nobody Teaches The LEF and DEF physical-design formats that every EDA tool reads but nobody teaches — what they describe about standard cells, technology rules, and place-and-route layout, and how reading them changes the way you debug a flow.
-
Static Timing Analysis Fundamentals: Setup, Hold, and Reading the Reports That Decide Whether Your Chip Works Static timing analysis explained from the ground up — setup and hold, clock paths and corners, and how to read the timing reports that decide whether a chip boots or becomes an expensive paperweight.
-
Tcl for EDA Engineers: The Language Every Flow Script Is Secretly Written In The Tcl that every EDA flow script is secretly written in — enough of the language to read and write Synopsys, Cadence, and Siemens tool scripts confidently instead of copying incantations you don't understand.