Why planar NAND hit a wall at 15nm, how the industry turned the bit line vertical, charge-trap versus floating-gate cells, string stacking, the channel-hole etch that gates everything, CMOS under and bonded to the array, and what the 300-layer class actually means.
3d-Nand
-
3D NAND Architecture: Building Memory Sideways, Then Up